Apple interview question

Data/Structures + Algs, Clock Gating, Verilog