Cirrus Logic Entry Level Design Verification Engineer interview questions

I had applied for the position in December. Got a call in February. I had prepared for more detailed SystemVerilog questions, but the phone interview was mostly basic and application-oriented - DSP, analog, OOPs concepts, and verification fundamentals. The interviewer was satisfied with most of my answers. I thought it went well. They didn't apparently. Got a reject in 2 days.