Synchronous reset is the logic that synthesizes to the smaller flip-flops. The clock works as a filter providing the minor reset glitches in this reset, but the glitches occur on the active clock edge. Asynchronous Reset is also known as reset release or reset removal. In this reset, it is the designer's responsibility to add the reset to the data paths.