Cadence Design Systems interview question

Verilog coding, STA, pipeline, cache