Verification engineer Interview Questions | Glassdoor.ca

Verification engineer Interview Questions

22

verification engineer interview questions shared by candidates

Top Interview Questions

Sort: RelevancePopular Date

explain setup and hold time with figure and some example and then interviewer added some circuitry and asked to solver setup and hold violation in circut

2 Answers

Setup and hold violations are caused when datapath (logic) is too slow or too fast, respectively, compared to clock cycle. In the first case need to make driving FF stronger and decrease wire delays, in the second case the opposite.

Pipelining is also another way to resolve setup time violations.

What did you do at your previous co-op employer?

1 Answer

how can you decide a clock cycle by 3, use verilog to impalement it

1 Answer

About your current job. PBX, IP telephone, SIP

1 Answer

Mostly hardware related. Such as design basic hardware components using Verilog. Also debugging C++ language programs.

1 Answer

random testing using c

1 Answer

they focused a lot on OOP, which is unexpected given the title that I applied.

1 Answer

Write a decimal to hex function in C

1 Answer

Set up and Hold time, Latch and FIFO, FSM, String and Pointer in C,

110 of 22 Interview Questions