Interview Question
Design Automation Engineer, Intern Interview
-
Intel CorporationWhat is a fomal verification system
AnswerAdd Tags
Interview Answer
1 Answer
▲
0
▼
after the simulation when the schematic is made in the synthesis it is taken in parts and the logic verification is done thoroughly. it is different from gate level testing.
Anonymous on
Add Answers or Comments
To comment on this, Sign In or Sign Up.